Flex-Sphere: An FPGA Configurable Sort-Free Sphere Detector For Multi-user MIMO Wireless Systems by Amiri, Kiarash et al.
Flex-Sphere: An FPGA Configurable Sort-Free
Sphere Detector For Multi-user MIMO Wireless
Systems
Kiarash Amiri, (Rice University, Houston, TX, USA; kiaa@rice.edu);
Chris Dick, (Advanced Systems Technology Group (ASTG), Xilinx, San Jose, CA, USA; chris.dick@xilinx.com);
Raghu Rao, (Advanced Systems Technology Group (ASTG), Xilinx, San Jose, CA, USA; raghu.rao@xilinx.com);
Joseph R. Cavallaro, (Rice University, Houston, TX, USA; cavallar@rice.edu)
Abstract—Spatial division multiplexing (SDM) in MIMO tech-
nology significantly increases the spectral efficiency, and hence
capacity, of a wireless communication system: it is a core
component of the next generation wireless systems, e.g. WiMAX,
3GPP LTE and other OFDM-based communication schemes.
Moreover, spatial division multiple access (SDMA) is one of the
widely used techniques for sharing the wireless medium between
different mobile devices. Sphere detection is a prominent method
of simplifying the detection complexity in both SDM and SDMA
systems while maintaining BER performance comparable with
the optimum maximum-likelihood (ML) detection. There are
several approaches for realizing sphere detectors, and the algo-
rithmic landscape is rich with methods that enable the designer
to make various tradeoffs between performance, e.g. throughput
of the wireless channel, BER, and implementation complexity,
e.g. silicon area for an ASIC implementation or FPGA resource
envelope for an FPGA implementation. This paper describes the
FPGA realization of a configurable and flexible sort-free sphere
detector, Flex-Sphere, that supports 4,16,64-QAM modulations
as well as a combination of 2,3 and 4 antenna/user configuration
for uplink transmission. The detector provides a data rate of
up to 849.9 Mbps. The algorithmic optimizations employed to
produce an FPGA friendly realization are discussed.
I. INTRODUCTION
Multiple-input multiple-output (MIMO) communication
systems and spatial division multiplexing (SDM) have recently
drawn significant attention as a means to achieve tremendous
gains in system capacity and link reliability. Moreover, spa-
tial division multiple access (SDMA) has recently received
attention for its promise to increase the sum data rate of
different users in wireless networks, and creating a virtual
MIMO between multiple users and a base station.
The optimal hard decision detection, in terms of BER
performance, for all MIMO wireless systems is the maximum
likelihood (ML) detector. However, direct implementation of
ML grows exponentially with the number of antennas and the
modulation scheme, making its ASIC or FPGA implemen-
tation infeasible for all but low-density modulation schemes
using a small number of antennas. Sphere detection (SD)
solves the ML detection problem in a computationally efficient
manner [1], [2], [3], [4], [5].
This paper reports on the FPGA implementation of a config-
urable and flexible sphere detector called Flex-Sphere. Flex-
Sphere supports three commonly used modulation schemes,
4,16,64-QAM, as well as a combination of 2,3 and 4
user/antenna configuration. The detector provides a data rate of
up to 849.9 Mbps. The bread-first search employed in our re-
alization presents a large opportunity to exploit the parallelism
of the FPGA in order to achieve high data rates. Algorithmic
modifications to address potential sequential bottlenecks in the
traditional bread-first search-based SD are highlighted in the
paper.
The optimizations and tradeoffs employed to minimize the
FPGA resource utilization in the metric computation units are
also described along with performance curves that quantify
the BER performance of these methods that are directed at
minimizing the cost of the FPGA implementation. We also
describe the model-based design flow that was used to produce
the FPGA implementation.
The rest of the paper is organized as follows: Section
II presents the general system model. The proposed FPGA
friendly architecture for the sort-free MIMO detector is pre-
sented in section III. Section IV introduces the model-based
design of the Flex-Sphere using Xilinx System Generator. The
simulation results for floating point and FPGA fixed point of
the system for different parameters are given in section V.
Finally, the paper concludes with section VI.
II. SYSTEM MODEL
We assume a virtual MIMO system with n tranmitters each
with Lr,r = 1, ...,n antennas such that MT = Σnr=1Lr, and a
receiver, e.g. a basestation, with MR ≥ MT receive antennas.
All the transmitters use the same channel to communicate
simultaneously with the receiver. The input-output model is
captured by
y˜ = H˜s˜+ n˜ (1)
where H˜ is the complex-valued MR ×MT channel matrix,
s˜ = [s˜1, s˜2, ..., s˜MT ]T is the MT -dimensional transmitted vector
from the n transmitters, where each s˜ j, j = 1, ...,MT , is chosen
from a complex-valued constellation Ω j of the order w j = |Ω j|,
n˜ is the circularly symmetric complex additive white Gaussian
noise vector of size MR and y˜ = [y˜1, y˜2, ..., y˜MR ]T is the MR-
element received vector. Note that we do not restrict all the
parallel MT streams to use the same modulation order; rather,
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each stream, which corresponds to one of the antennas of
one of the users, may be using either the 4,16 or 64-QAM
modulation.
The preceding MIMO equation can be decomposed into
real-valued numbers as follows [6]:
y = Hs+n (2)
corresponding to
(
ℜ(y˜)
ℑ(y˜)
)
=
(
ℜ(H˜) −ℑ(H˜)
ℑ(H˜) ℜ(H˜)
)(
ℜ(s˜)
ℑ(s˜)
)
+
(
ℜ(n˜)
ℑ(n˜)
)
(3)
with M = 2.MT and N = 2.MR presenting the dimensions of
the new model.
We call the ordering in (2), the conventional ordering.
Using the conventional ordering, all the computations can
be performed in only real values. Note that after real-valued
decomposition, each si, i = 1, ...,M, in s is chosen from a set
of real numbers, Ω′i, with w′i =
√
w′i elements. For instance,
for a 64-QAM modulation, each si can take any of the values
in the set Ω′ = {±7,±5,±3,±1}.
The general optimum detector for such a system is the
maximum-likelihood (ML) detector which minimizes ‖ y−
Hs ‖2 over all the possible combinations of the s vector. Notice
that for high order modulations and large number of anten-
nas, this detection scheme incurs an exhaustive exponentially
growing search among all the candidates, and is not practically
feasible in a MIMO receiver. However, it is shown that using
the QR decomposition of the channel matrix, the distance
norm can be simplified [7] as follows:
D(s) = ‖ y−Hs ‖2
= ‖QHy−Rs ‖2=
1
∑
i=M
|yi′−
M
∑
j=i
Ri, js j|2 (4)
where H = QR, QQH = I and y′ = QHy. Note that the
transition in (4) is possible through the fact that R is an upper
triangular matrix.
The norm in (4) can be computed in M iterations starting
with i=M. When i=M, i.e. the first iteration, the initial partial
norm is set to zero, TM+1(s(M+1)) = 0. Using the notation of
[3], at each iteration the Partial Euclidean Distances (PEDs)
at the next levels are given by
Ti(s(i)) = Ti+1(s(i+1))+ |ei(s(i))|2 (5)
with s(i) = [si,si+1, ...,sM]T , and i = M,M−1, ...,1, where
|ei(s(i))|2 = |yi′−Ri,isi−
M
∑
j=i+1
Ri, js j|2 (6)
= |bi+1(s(i+1)−Ri,isi|2. (7)
One can envision this iterative algorithm as a tree traversal
with each level of the tree corresponding to one i value, and
each node having w′i children.
The tree traversal can be performed in a breadth-first man-
ner. At each level, only the best K nodes, i.e. the K nodes with
the smallest Ti, are chosen for expansion. This type of detector
is generally known as the K-best detector. Note that such a
detector requires sorting a list of size K×w′ to find the best
K candidates. For instance, for a 16-QAM system with K = 10,
this requires sorting a list of size K×w′ = 10×4= 40 at most
of the tree levels. This introduces a long delay for the next
processing block in the detector unless a highly parallel sorter
is used. Highly parallel sorters, on the other hand, consist of a
large number of compare-select blocks, and result in dramatic
area increase.
III. FLEX-SPHERE SDM/SDMA DETECTOR
In order to simplify the sorting step, which significantly
reduces the delay of the detector, we propose a novel MIMO
detector. This detector is based on a sort-free strategy, and
utilizes a new modified real-valued decomposition ordering
(M-RVD) scheme.
A. Tree Traversal for Sort-Free Detection
In order to address the sorting challenge, we propose using
a sort-free detector. With this technique, the long sorting oper-
ation is effectively simplified to a minimum-finding operation.
The detailed steps of this algorithm are described below:
Input: R, y′
TM+1(s(M+1)) = 0
L ← /0
L ′← /0
i←M
\\ Full expansion of the first level:
- Compute Ti with (5),
- L ←{(s(i),Ti(s(i))) j| j = 1, ...,w′i}
- i← i−1
\\ Full expansion of the second level:
- for each (s(i+1),Ti+1(s(i+1))) ∈ L , repeat
- compute (s(i),Ti(s(i))) j children pairs, j = 1, ...,w′i
- L ′← L ′∪{(s(i),Ti(s(i))) j| j = 1, ...,w′i}
- end
-L ← L ′
-L ′← /0
\\ Minimum-based expansion of the next levels:
- for i = M−2 down to i = 1, repeat
- for each (s(i+1),Ti+1(s(i+1))) ∈ L , repeat
- compute (s(i),Ti(s(i))) j children pairs, j = 1, ...,w′i
- (s(i),Ti(s(i)))min← argmin
{(s(i),Ti(s(i))) j | j=1,...,w′i}
Ti(s(i))
- L ′← L ′∪{(s(i),Ti(s(i)))min}
- end
- L ← L ′
- L ′← /0
- i← i−1
- end
- (s(i),Ti(s(i)))detected ← argmin
L
Ti(s(i))
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An example of this algorithm is illustrated in Figure 1
for a virtual 4× 4, 64-QAM system. Note that as described
above, the first two levels are fully expanded to guarantee high
performance; whereas for the following levels, only the best
candidate in the children list of a parent node is expanded. In
other words, after passing the first two levels, wMT nodes are
expanded, and for each of those wMT nodes, the best children
node among its w′M children nodes are selected as the survived
node. Therefore, the new node list would contain wMT nodes
in the third level. These wMT nodes are expanded in a similar
way to the forth level, and this procedure continues until the
very last level, where the minimum-distance node is taken as
the detected node.
Moreover, from the Schnorr-Euchner (SE) ordering [8], we
know that finding
(s(i),Ti(s(i)))min← argmin
{(s(i),Ti(s(i))) j | j=1,...,w′i}
Ti(s(i))
basically corresponds to finding the real-valued constellation
point closest to 1Rii bi+1(s
(i+1); see Eq. (7). Thus, the long
sorting of K-best is avoided.
B. Modified Real-Valued Decomposition (M-RVD) Ordering
For the sort free detector described in the preceding section,
we propose using a novel real-valued decomposition (M-RVD)
ordering which improves the BER performance compared to
the ordering given in Eq. (2). The new decomposition is
summarized as:
yˆ = Hˆsˆ+ nˆ (8)
or,
ℜ(y˜1)
ℑ(y˜1)
ℜ(y˜2)
ℑ(y˜2)
.
.
.
ℜ(y˜MR)
ℑ(y˜MR)

= Hˆ

ℜ(s˜1)
ℑ(s˜1)
ℜ(s˜2)
ℑ(s˜2)
.
.
.
ℜ(s˜MT )
ℑ(s˜MT )

+

ℜ(n˜1)
ℑ(n˜1)
ℜ(n˜2)
ℑ(n˜2)
.
.
.
ℜ(n˜MR)
ℑ(n˜MR)

(9)
where Hˆ is the permuted channel matrix of Eq. (3) whose
columns are reordered to match the other vectors of the new
decomposition ordering in Eq. (8). It is worth noting that
there is no extra computational cost associated with this novel
ordering.
Note that with the modified real-valued decomposition (M-
RVD) ordering, the first two levels correspond to the in-phase
and quadrature parts of the same complex symbol; whereas in
the conventional real-valued decomposition scenario, the first
two levels of the tree correspond to the quadrature parts of
two different complex symbols.
IV. SYSTEM GENERATOR FPGA DESIGN
In this section, the main features of the FPGA implemen-
tation are presented. We use Xilinx System Generator [9] to
implement the proposed architecture. In order to support all
the different number of antenna/user and modulation orders,
the detector is designed for the maximal case, i.e. 4×4, 64-
QAM case, and configurability elements are introduced in the
design to support different configurations.
A. PED Computations
Computing the norms in (7) is performed in the PED
blocks. Depending on the level of the tree, three different PED
blocks are used: The PED in the first real-valued level, PED1,
corresponds to the root node in the tree, i = M = 2MT = 8.
The second level consists of
√
64 = 8 parallel PED2 blocks,
which compute 8 PEDs for each of the 8 PEDs generated by
PED1; thus, generating 64 PEDs for the i = 7 level. Followed
by this level, there 8 parallel general PED computation blocks,
PEDg, which compute the closest-node PED for all 8 outputs
of each of the PED2s. The next levels will also use PEDg.
At the end, the Min Finder unit detects the signal by finding
the minimum of the 64 distances of the appropriate level. The
block diagram of this design is shown in Figure 2.
B. Configurable Design
In order to ensure the configurability of the Flex-Sphere, it
needs to to support different number of antenna/users as well
as different modulation orders for different users.
1) Number of User/Antenna: The number of user/antenna,
MT , determines the number of detection levels, and it is
set through MT input to the detector, which in turn, would
configure the Min Finder appropriately. Therefore, the mini-
mum finder can operate on the outputs of the corresponding
level, and generate the minimum result. In other words, the
multiplexers in each input of the Min Finder block, choose
which one of the four streams of data should be fed into the
Min Finder. Therefore, the inputs to the Min Finder would be
coming from the i = 5,3 or 1, if MT is 2,3 or 4; respectively,
see Figure 2.
Note that the MT input can change on-the-fly; thus, the
design can shift from one mode to another mode based on
the number of streams it is attempting to detect at anytime.
Moreover, as will be shown later, the configurability of the
minimum finder guarantees that less latency is required for
detecting smaller number of streams.
2) Modulation Order: In order to support different mod-
ulation orders per data stream, the Flex-Sphere uses another
input control signal q(i) to determine the maximum real value
of the modulation order of the i-th level. Thus, q(i) ∈ {1,3,7}.
Moreover, since the modulation order of each level is chang-
ing, a simple comparison-thresholding can not be used to
find the closest candidate for Schnorr-Euchner [8] ordering.
Therefore, the following conversion is used to find the closest
SE candidate:
s˜ = g(2[
b+1
2
]−1) (10)
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Fig. 1. Sort-free algorithm for a 64-QAM, 4× 4 system. The topmost two levels are fully expanded. The nodes marked with black are the minimum in
their own set, where each set is denoted by dashed line. Note that because of the real-valued decomposition, each node has only
√
64 = 8 children. Also, the
number of tree levels are M = 2×MT = 8.
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Fig. 2. The block diagram of the Flex-Sphere. Note that there are 8 parallel PEDs at each level. The inputs to the Min Finer is fed from the appropriate
PED block, as described in section IV-B1.
where [.] represents rounding to the nearest integer, b =
(1/Rii) ·bi+1 of Eq. (7), and g(.) is
g(x) =

−q(i) x≤−q(i)
x −q(i) ≤ x≤ q(i)
q(i) x≥ q(i)
(11)
All of these functions can be readily implemented using
the available building blocks of the Xilinx System Generator,
see Figure 3. Note that the multiplications/divisions are simple
one-bit shifts.
For the first two levels, which corresponds to the in-phase
and quadrature components of the last antenna, the PED of
the out-of-range candidates are simply overwritten with the
maximum value; thus, they will be automatically discarded
during the minimum-finding procedure.
C. Modified Real Valued Decomposition (M-RVD)
Using the real-valued decomposition, the two extra adders
that are required per each complex multiplication, can be
avoided; thus, avoiding the unnecessary FPGA slices on
the addition operations. Moreover, while using the complex-
valued operations require the SE ordering of [3], which would
be a demanding task given the configurable nature of the
detector; with the real-valued decomposition, the SE ordering
can be implemented more efficiently and simply for the
proposed configurable architecture as described earlier. Also,
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Fig. 3. System Generator block diagram for Eq. (10) in the PEDg to support different modulation orders.
Note that even though some of the multiplications can be
replaced with shift-adds in an area-optimized ASIC design;
for an FPGA implementation, the appropriate deign choice is
to use the available embedded multipliers, commonly known
as XtremeDSP and DSP48E in Virtex-4 and Virtex-5 devices.
It is noteworthy that if the conventional real-valued decom-
position of (3) was employed; then, the results for a 2× 2
system would have been ready only after going through all
the in-phase tree levels and the first two quadrature levels;
whereas, with the modified real-valued decomposition (M-
RVD), since every antennas is isolated from other antennas
in two consecutive levels of the tree, there is no need to go
through the latency of the unnecessary levels. Thus, using the
M-RVD technique, offers a latency reduction compared to the
conventional real-valued decomposition.
D. Timing Analysis
Each of the PEDg blocks are responsible for expanding 8
nodes; thus, the folding factor of the design is F = 8. In order
to ensure a high maximum clock frequency, several pipelining
levels are introduced inside each of the PED computation
blocks. The latency of the PED1, PED2 and PEDg blocks are
7,17 and 22, respectively. Note that the larger latency of the
PEDg blocks is due to the more multiplications required to
compute the PEDs of the later levels. The Min Finder block
has a latency of 8.
Note that as mentioned earlier, different values of MT
require different number of tree levels; thus, incurs different
latencies. The latencies of the three different configurations
of MT are presented in Table I. Note that in computing the
latencies, an initial 8 cycles are required to fill up the pipeline
path.
TABLE I
LATENCY FOR DIFFERENT VALUES OF MT .
MT Latency
MT = 2 8+PED1 +PED2 +2 ·PEDg +Min Finder = 84
MT = 3 8+PED1 +PED2 +4 ·PEDg +Min Finder = 128
MT = 4 8+PED1 +PED2 +6 ·PEDg +Min Finder = 172
E. Implementation Results
Figure 4 presents the System Generator implementation of
the Flex-Sphere detector. Table II presents the implementa-
tion results of the Flex-sphere on a Xilinx Virtex-5 FPGA,
xc5vsx95t-3ff1136 [9] for 16-bits precision. The maximum
achievable clock frequency is 283.3 MHz. Since the design
folding factor is set to F = 8, the maximum achievable data
rate, i.e. MT = 4 and wi = 64, is
D =
MT · logw
F
· fmax = 849.9 [Mbps]. (12)
Table III summarizes the data rates for all of the different
scenarios.
TABLE II
FPGA RESOURCE UTILIZATION SUMMARY OF THE PROPOSED
FLEX-SPHERE FOR THE XILINX VIRTEX-5, XC5VSX95T-3FF1136,
DEVICE.
Number of Slices 12,443/14,720 (84 %)
Number of Slice Registers 37,759/58,880 (64 %)
Number of Look-Up Tables 27,803/58,880 (47 %)
Number of DSP48E 273/640 (42 %)
Max. Freq. 283.3 MHz
TABLE III
DATA RATE FOR DIFFERENT CONFIGURATIONS.
4-QAM 16-QAM 64-QAM
MT = 2 141.6 Mbps 283.3 Mbps 424.9 Mbps
MT = 3 212.4 Mbps 424.9 Mbps 637.4 Mbps
MT = 4 283.3 Mbps 566.6 Mbps 849.9 Mbps
V. SIMULATION RESULTS
In this section, we present the simulation results for the
Flex-Sphere. Throughout this section, we assume that the
channel ordering of [10] is performed prior to the detection
in the pre-processing section. Also, we make the assumption
that all the streams are using the same modulation scheme.
We assume complex-valued channel matrices, with the real
and imaginary parts of each element drawn from the normal
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Fig. 4. Xilinx System Generator implementation of the Flex-Sphere detector.
distribution. In order to ensure that all the antennas in the
receiver have similar average received SNR, and none of the
users messages are suppressed with other messages, a power
control scheme is employed. Figure 5 shows the simulation
results for the 64-QAM, 4×4 configuration.
VI. CONCLUSION
In this paper, we reported on a configurable and flexi-
ble multi-user MIMO detector, which can support different
number of antennas and modulation orders required by a
wide variety of different standards. We presented the FPGA
implementation results, and the simulation results suggest that
the performance is considerably close to the optimum ML
detector.
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